IIR digital filter design for powerline noise cancellation of ECG signal using arduino platform

Akif Rahmatillah, Ataulkarim

Research output: Contribution to journalConference articlepeer-review

6 Citations (Scopus)

Abstract

Powerline noise has been one of significant noises of Electrocardiogram (ECG) signal measurement. This noise is characterized by a sinusoidal signal which has 50 Hz of noise and 0.3 mV of maximum amplitude. This paper describes the design of IIR Notch filter design to reject a 50 Hz power line noise. IIR filter coefficients were calculated using pole placement method with three variations of band stop cut off frequencies of (49-51)Hz, (48 - 52)Hz, and (47 - 53)Hz. The algorithm and coefficients of filter were embedded to Arduino DUE (ARM 32 bit microcontroller). IIR notch filter designed has been able to reject power line noise with average square of error value of 0.225 on (49-51) Hz filter design and 0.2831 on (48 - 52)Hz filter design.

Original languageEnglish
Article number012009
JournalJournal of Physics: Conference Series
Volume853
Issue number1
DOIs
Publication statusPublished - 7 Jun 2017
EventInternational Conference on Physical Instrumentation and Advanced Materials, ICPIAM 2016 - Surabaya, Indonesia
Duration: 27 Oct 2016 → …

Fingerprint

Dive into the research topics of 'IIR digital filter design for powerline noise cancellation of ECG signal using arduino platform'. Together they form a unique fingerprint.

Cite this